Freescale Semiconductor /MKL28T7_CORE1 /XRDC /CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)GVLD 0HRL0 (0)MRF 0 (0)VAW 0 (0)LK1

VAW=0, LK1=0, GVLD=0, MRF=0

Description

Control Register

Fields

GVLD

Global Valid (XRDC global enable/disable).

0 (0): XRDC is disabled. All accesses from all bus masters to all slaves are allowed.

1 (1): XRDC is enabled.

HRL

Hardware Revision Level

MRF

Memory Region Format

0 (0): Kinetis format based on ARM Cortex-M processor core definition.

VAW

Virtualization aware

0 (0): Implementation is not virtualization aware.

1 (1): Implementation is virtualization aware.

LK1

1-bit Lock

0 (0): Register can be written by any secure privileged write.

1 (1): Register is locked (read-only) until the next reset.

Links

() ()